

Module 2

1. Explain CMOS tri state inverter with diagram and mention its applications.
2. Explain latchup problem in CMOS and write its preventive measures.
3. Explain about Transmission gate DC characteristics.
4. Discuss about cascaded pseudo NMOS Inverter and mention its applications.
5. Draw and explain Pseudo NMOS Inverter and mention its applications.
6. Explain Transmission gate DC characteristics.
7. Explain the mechanism of latchup in CMOS and write its preventive measures.
8. Explain PMOS pass Transistor characteristics.
9. Explain alternative forms of CMOS inverter
10. Explain Transmission gate DC characteristics.
11. Explain CMOS logic structures and complementary logic.
12. Explain Pseudo - nMOS Logic and Dynamic CMOS logic.

Module 4

1. Explain CMOS logic structures and complementary logic
2. Explain Pseudo - nMOS Logic and Dynamic CMOS logic
3. Explain Multiphase clocking strategies
4. What is pass transistor and explain alternative forms of PTL
5. Draw and explain physical layout of Inverter ,2-input NOR gate
6. Explain about input and output pads.
7. Draw and explain pseudo NMOS logic with an example.
8. Mention the need for alternative CMOS logic structures and write the Properties of CMOS complementary logic.
9. Explain the structure and working principle of dynamic CMOS Gate.
10. Draw the structure and explain the working principle of Cascade voltage switch logic (CVSL) and also mention advantages and limitations of CVSL.
11. Draw the physical layout for the 2 input NAND and NOR gate
12. OR
13. Draw and explain NMOS and CMOS implementations of Pass transistor logic.
14. What is Euler path. Find the Euler path for the expression
15. and draw the layout for the same.